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Abstract—This paper analyzes the stability of digitally voltage-
controlled Voltage-Source Inverters (VSIs) with the linear voltage 
regulators. It is revealed that the phase lags, caused by using the 
resonant controller and the time delay of a digital control system, 
can stabilize the single-loop voltage control without damping of the 
LC-filter resonance. The stability region for the digital single-loop 
resonant voltage control is then identified, considering the effects 
of different discretization methods for the resonant controller. An 
enhanced voltage control approach with a widened stability region 
is subsequently proposed, and a step-by-step design method of the 
proposed controller is developed based on the root contours in the 
discrete z-domain. Simulations and experimental tests of a 400-Hz 
VSI system validate the stability analysis and the performance of 
the proposed control approach.  
 
Index Terms—Time delay, stability, voltage-source inverters, 
voltage control  
I. INTRODUCTION 
HE voltage-controlled Voltage-Source Inverter (VSI) with 
an LC-filter have commonly been used for uninterruptible 
power supplies [1], [2], distributed generation systems [3], and 
other high-performance ac power sources, e.g. grid emulators 
[4] and power amplifiers in the hardware-in-the-loop tests [5]. 
A stable ac voltage with high waveform-quality is demanded in  
these applications. To meet the requirements, a wide variety of 
voltage control schemes have thus been developed, which are, 
in general, categorized into two groups in respect to the control 
structure, i.e. the double-loop voltage-current control [6]-[8], 
[12], and the single-loop voltage control [9]-[11]. 
The double-loop control schemes are composed by an inner 
current loop based on feeding back the LC-filter inductor- or 
capacitor-current, and an outer voltage loop for controlling the 
filter capacitor voltage [6]. It has been shown that the inner loop 
can be equivalent to a virtual impedance, which is in series with 
the filter inductor or capacitor, corresponding to the feedback 
of filter inductor- or capacitor-current [7]. Besides the damping 
of the LC-filter resonance, the virtual impedance has also been 
used to decouple the resonant poles of the LC-filter in order to 
improve the dynamic performance of the voltage control [12]. 
However, the virtual impedance only works well when the time 
delay of digital control has a negligible phase lag effect [11]. 
Considering the one sampling period (Ts) of digital computation 
delay and the Zero-Order Hold (ZOH) effect of the digital Pulse 
Width Modulation (PWM) [14]-[16], the virtual impedance 
exhibits a negative real part above the one-sixth of the sampling 
frequency (fs/6). As a consequence, a negative damping is 
added into the system above fs/6, which not only constrains the 
control bandwidth of the inner current loop [11], but it may also 
degrade the voltage control performance [10].  
For the VSIs with a high pulse-ratio, namely the ratio of the 
switching to fundamental frequency, the critical frequency, fs/6 
is usually far above the fundamental frequency and low-order 
harmonic frequencies. The double-loop voltage control allows 
for a high-performance double-loop voltage control. However, 
for the VSIs with a low pulse-ratio, either the very high power 
VSIs with 50-Hz outputs [4] or the 400-Hz ground power units 
[10], [11], the low-order harmonic frequencies may be close to 
or even above the critical frequency, fs/6. A negative damping 
will thus be synthesized by the inner loop at certain harmonic 
frequencies, which challenges the controller design of the outer 
voltage loop. Therefore, the double-loop control schemes can 
hardly fulfill the voltage waveform-quality requirement for the 
low-pulse-ratio VSIs [10], [11].  
The single-loop voltage control schemes are thus preferred 
for low-pulse-ratio VSIs [9]-[11]. In order to mitigate the effect 
of the LC-filter resonance, the direct pole placement method 
based on the discrete z-domain model of VSIs has been reported 
in [9], [10]. It exhibits a better dynamic performance than the 
double-loop control schemes, but does also make the system 
sensitive to the variations of system parameters. To overcome 
this drawback, a single-loop Resonant (R) control scheme was 
developed in [11]. Instead of the Proportional + Integral (PI) or 
P + Resonant (PR) controllers, only the R controllers tuned at 
the fundamental frequency and low-order harmonic frequencies 
are adopted to regulate the output voltage with high waveform-
quality. However, the stabilization mechanism underlying this 
control approach is not explained. Moreover, the effects of the 
discretization methods for the R controller are also overlooked. 
Hence, the stability region of the single-loop R control is still 
not identified.  
This paper thus presents first an in-depth stability analysis of 
the single-loop voltage control with the linear P or R regulators. 
The effects of digital computation and modulation delays on the 
system stability are analyzed for the single-loop P or R voltage 
control schemes. The critical frequency, above which the non-
negative Phase Margin (PM) can be preserved, is found in each 
case. The stability region for the single-loop R voltage control 
is identified, where the effects of discretization methods applied 
to the R controller is also considered. Moreover, it is found that 
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the R controller gain is also affected by the output fundamental 
frequency, when the fundamental frequency approaches to the 
phase crossover frequency of the control loop, i.e. the frequency 
for the phase response crossing over –π. This effect complicates 
the tuning of the R controller gain.  
Then, an enhanced single-loop voltage control scheme with 
the widened stability region is proposed in this work. In this 
method, instead of using R controllers only, the basic integrator 
‘1/s’ is inserted in series with a PR controller. The R part of the 
PR controller is merely used for zero steady-state tracking error. 
The system dynamics are determined by the P controller, whose 
value is, unlike the single-loop R control scheme, independent 
on the fundamental frequency, and thus facilitates the parameter 
tuning. Moreover, a damping controller based on a negated low-
pass filter is added in the capacitor voltage loop, which widens 
the stability region compared to that of the single-loop R 
control. A holistic design procedure for controller parameters is 
further developed based on the root contours in the discrete z-
domain. Simulations and experimental tests of a 400-Hz VSI 
system are performed. The results confirm the effectiveness of 
the theoretical analysis and the performance of the proposed 
approach. 
II. STABILITY OF VOLTAGE-CONTROLLED VSIS 
A. System Description 
Fig. 1 illustrates a simplified single-line diagram of a three-
phase voltage-controlled VSI with an LC-filter. The ac voltage 
across the filter capacitor is controlled with either the single- or 
double-loop control structure, and the filter inductor current is 
controlled as an inner loop in the double-loop control structure. 
The main circuit parameters of the VSI are provided in Table I. 
A constant dc-link voltage Vdc is assumed, and hence the LC-
filtered VSI can be modeled as a linear time-invariant system in 
the stationary frame [13].  
Fig. 2 shows the block diagrams of the digital single- and 
double-loop voltage control schemes, where the delay response 
of the digital PWM is modeled by the ZOH effect [14]-[16], and 
the one sampling period of computational delay (z-1) is included 
[15]. The total time delay, in the continuous s-domain, can thus 
be denoted by Gd(s), which is given by 
  
1.5( ) sT sdG s e
  (1) 
  
where Ts is the sampling period of the digital control system. In 
the double-loop voltage control scheme given in Fig. 2(b), the 
P controller, kc is used with the inner current loop, while the PR 
controller is used for the voltage regulation in the outer voltage 
loop. 
B. Double-Loop Voltage Control 
Fig. 3 depicts the block diagram of the double-loop voltage 
control scheme in the continuous s-domain and its equivalent 
diagram. By redrawing the inner current loop, the equivalent 
diagram given in Fig. 3(b) illustrates that the inner loop can be 
equivalent to a virtual impedance Zv(s) in series with the filter 
inductor. Zv(s) is given by 
 
 
Fig. 1.  Simplified single-line diagram of a three-phase voltage-controlled 
VSI with an LC-filter. 
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Fig. 2.  Block diagrams of single- and double-loop voltage control schemes. 
(a) Single-loop voltage control. (b) Double-loop voltage control. 
 
1.5( ) sT sv cZ s k e
  (2) 
  
which is, by applying the Euler’s formula, equivalent to 
  
 ( ) cos(1.5 ) sin(1.5 )v c s sZ j k ωT j T    (3) 
  
From (3), it is noted that the real part of the virtual impedance 
Zv(jω) is frequency dependent. It becomes negative between fs/6 
and the Nyquist frequency fs/2. On the other hand, if the delay 
Gd(s) is ignored, Zv(s) turns as a pure resistance (Zv(s) = kc). The 
insertion of the negative damping resistance leads to an unstable 
open-loop gain and the consequent non-minimum closed-loop  
 
TABLE I 
MAIN CIRCUIT PARAMETERS 
Symbol Electrical Constant Value 
Vo AC output voltage 400V 
f1 AC output fundamental frequency 50 Hz 
fsw Inverter switching frequency 10 kHz 
fs Control sampling frequency 10 kHz 
Vdc Inverter DC-link voltage  730 V 
L LC-filter – filter inductor 1.5 mH 
C LC-filter – filter capacitor 10 µF 
ZL Resistive load 254 Ω 
ZR-L 
Series R-L load – resistance (R) 134 Ω 
Series R-L load – inductance (L) 78 mH 
ZR//C 
Parallel R//C load – resistance (R) 254 Ω 
Parallel R//C load – capacitance (C) 4.4 µF 
 
 
 
(a) 
 
 
 
(b) 
 
Fig. 3.  Block diagram of double-loop voltage control in the continuous s-
domain and its equivalent diagram. (a) Double-loop voltage control in the 
continuous s-domain. (b) Equivalent diagram of double-loop voltage control. 
 
response of the outer voltage control loop [11].  
Moreover, the addition of the integrator, i.e. kic/s, in the inner 
current controller will aggravate the negative damping effect, 
due to the phase lag of π/2 brought by the integrator. This can 
also be explicitly elaborated by replacing the proportional gain 
kc in (3) with the PI controller, i.e. kc + kic/s, which is given by 
  
 ( ) cos(1.5 ) sin(1.5 )civ c s s
k
Z j k ωT j T
jω
 
 
   
 
 (4) 
  
The real part of the virtual impedance Zv(jω) is then changed as 
  
 Re ( ) cos(1.5 ) sin(1.5 )civ c s s
k
Z j k ωT T
ω
    (5) 
  
where the term cos(1.5ωTs) becomes negative in the frequency 
region (fs/6, fs/2), while the term sin(1.5ωTs) is kept positive in 
the region (0, fs/3). Hence, the negative damping effect will be 
aggravated in the region (fs/6, fs/3) by using the PI controller. 
Above the frequency fs/3, the coefficient kci/ω tends to be much 
smaller than kc, and thus the term sin(1.5ωTs) has minor effect 
on reducing the negative damping in the region (fs/3, fs/2) [19]. 
C. Single-Loop Voltage Control 
The single-loop voltage control in the continuous s-domain 
can then be drawn in Fig. 4, where Gp(s) and Zo(s) characterize 
the dynamics of the LC-filter plant, which are transfer functions 
from the inverter voltage and load current to the output voltage, 
respectively. 
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Fig. 4.  Single-loop voltage control system in the continuous s-domain. 
 
where ωr is the LC-filter resonance frequency. 
From Fig. 4, the open-loop gain of the voltage loop can be 
derived as 
  
( ) (s) (s) (s)v d pT s G G G  (8) 
  
Based on (4), the system stability with the P controller used for 
Gv(s) is evaluated first in the following. Then, the stability of 
using the R controller only with Gv(s), as reported in [11], is 
analyzed, and the stability region of the single-loop R voltage 
control scheme is identified. 
1) P Controller 
The phase and magnitude of T(jω) with the P controller only, 
i.e. Gv(s) = kp, can be given by 
  
1.5 ,
( )
1.5 ,
s r
s r
T
T j
T
  

  
 
   
 (9) 
  
2
( )
1
pkT j
LC




. (10) 
  
For a stable voltage loop with the P controller, the following 
two conditions can be formulated based on the Nyquist stability 
criterion: 
 ωr is above the phase crossover frequency ωp for a 
positive PM. A critical value of ωr, i.e. ωc = ωs/3, can 
thus be derived, which is illustrated by 
  
1.5
3
s
s c cT

       (11) 
  
 The magnitude of T(jω) is below 0 dB at the phase 
crossover frequency for a positive Gain Margin (GM). 
Fig. 5 plots the bode diagrams of T(s) for fs = 5 kHz with the 
different LC-filter resonance frequencies and kp values. It can 
be seen that the system is stable (GM >0, PM>0) in the case of 
C = 5 μF, kp = 0.1, owing to ωr > ωs/3 and |T(jω)| < 0 dB at ωp. 
However, a non-trivial steady-state error is inevitable at the 
fundamental frequency, and the increase of kp will lead to a 
negative GM, as shown by the case of C = 5 μF, kp = 1. On the 
other hand, the decrease of ωr below ωc will result in a negative 
PM, which is shown in the case of C = 10 μF. 
2) R Controller 
Next is to consider the R controller only for Gv(s) [11], whose 
basic form is given by 
 
 
 
Fig. 5.  Bode diagrams of T(s) with the P controller at fs = 5 kHz. 
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1
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s
G k R s R s
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where ω1 = 2πf1 is the output fundamental frequency. The phase 
and magnitude of T(jω) in this case can be given by 
  
1
1
1.5 ,
2
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2
3
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2 2 2
1
1
( )
1
ikT j
LC


  
 
 
 (14) 
  
From (13), it is noted that a phase lag of π/2 is added by the R 
controller above the fundamental frequency ω1. Consequently, 
the critical frequency ωc is reduced to ωs/6, which is illustrated 
by 
  
1.5
2 6
s
s c cT

       (15) 
  
Also, the controller gain at the phase crossover frequency is 
changed as  
  
2 2
1
i p i
pp
k k
 


, if ωp >> ω1 (16) 
  
which allows GM>0 to be more readily obtained than the use 
of P controller given in (10), provided that ωp >> ω1. However, 
when ω1 approaches to ωp, the choice of ki will also be affected 
by ω1, and the system tends to become unstable. 
 
 
(a) 
 
 
 
(b) 
 
Fig. 6.  Bode diagrams of T(s) with the unity-gain-R controller, i.e. R(s). (a) 
fs = 5 kHz, f1 = 50 Hz. (b) fs = 10 kHz, f1 = 400 Hz. 
 
Fig. 6 shows the Bode diagrams of T(s) with the R(s) only for 
Gv(s). Two cases with the different sampling and fundamental 
frequencies are plotted. In the case of fs = 5 kHz in Fig. 6(a), the 
LC-filter resonance frequencies ωr for both C = 5 μF and C = 
10 μF are above ωs/6, and |T(jω)| is below 0 dB except at the 
frequencies ω1 and ωr. The voltage loop can hence be designed 
with PM>0 and GM>0, and the phase lag of the R controller 
plays a critical role in stabilizing the system. In contrast, using 
the P controller can only reduce the phase lag of the R controller 
and worsen the system stability. Fig. 6(b) shows the frequency 
responses at fs = 10 kHz, where ωr < ωs/6 for C = 10 μF and the 
voltage loop cannot be designed as stable (PM<0). This agrees 
with the critical frequency predicted by (15). 
Besides the phase lag of the basic form of the R controller, 
the discretized R controller may bring in additional time delay 
affecting the stability region of the voltage loop. Fig. 7 plots the 
frequency responses of the R controller discretized with three 
different methods, which are 1) the Tustin transformation with 
 
 
 
Fig. 7.  Frequency responses of the R(s) with different discretization methods.   
 
the prewarping at ω1, i.e. Rt-p(z), 2) the two-integrator-based 
scheme with the forward and backward Euler integrators, which 
is denoted by Rf-b(z) [17], and 3) the Zero-Order Hold (ZOH) 
transformation, i.e. Rzoh(z), which is used in [11]. Their specific 
discrete forms are, respectively, given below 
  
 
 
2
1
1 2
1 1
sin 1
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2 1 2 cos
s
t p
s
T z
R z
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
 
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1 2
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s
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s
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R z
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 
 
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

 
 (19) 
  
It can be seen that the Tustin with prewarping has no additional 
phase lag introduced, whereas the latter two methods add an 
additional 0.5Ts delay, which consequently leads to a critical 
frequency ωc = ωs/8, corresponding to the 2Ts delay.  
Fig. 8 shows the Bode diagrams of T(z) for the R controller 
discretized with two different methods. T(z) is derived from Fig. 
2(a), which is given by 
  
 
1
1
1
1 2
( ) ( ) Z ( )
(1 ) 1 cos( )
( )
1 2 cos( )
zoh p
r s
r s
T z R z z G s
z T
R z z
z T z





 
   
 

 
 (20) 
  
where the ZOH transformation is applied to Gp(s) at fs = 10 kHz, 
Rt-p(z) and Rf-b(z) are considered for the R controller, R(z). It is 
seen that the unstable case in Fig. 6(b) is stabilized when the R 
controller is discretized with the two-integrator-based method. 
This explains why the voltage loop is stable in [11] even though 
ωr is below ωs/6 therein. 
 
 
 
Fig. 8.  Bode diagrams of T(z) with two different discretized R controller R(z).   
III. PROPOSED CONTROL APPROACH 
In this section, a single-loop voltage control approach with 
the widened stability region is proposed, and a holistic design 
of controller parameters based on the z-domain root contours is 
presented. 
A. Operation Principle 
Fig. 9 illustrates the block diagram of the proposed control 
scheme, which is composed by the voltage controller Gv(s) for 
the output voltage regulation and a damping controller Ga(s) for 
active stabilization when the filter resonance frequency ωr is 
below the critical frequency ωs/6. For the voltage controller 
Gv(s), instead of using the R controller, the basic I controller is 
inserted in the forward path for obtaining the phase lag of π/2. 
The conventional PR controller can then be adopted, where the 
R controller gain is merely designed for zero steady-state error, 
yet with little phase effect at the phase crossover frequency, ωp, 
which is given by [18], [19] 
  
20
pic
p
kk

  (21) 
  
where kic is the gain of the R controller used with the proposed 
scheme. In contrast, the P controller is designed for the system 
stability, whose value is not affected by ω1 as that using the R 
controller only in (14).   
Fig. 10 shows the Bode diagrams for T(s) with the basic I 
controller (1/s) only at fs = 10 kHz. The same stability 
characteristics as that using the R controller in Fig. 6(b) can be 
observed. However, it is noted that the phase response in Fig. 9 
starts from -π/2, rather than π/2 as shown in Fig. 6(b). This 
implies the phase compensation is needed for the R controller 
and, particularly when the fundamental frequency is increased. 
The R controller with the phase compensation is given by 
  
1
2 2
1
cos( ) sin( )
( ) c cc
s
R s
s
  




 (22) 
 
 
Fig. 9.  Block diagram of the proposed single-loop voltage control scheme.    
 
 
 
Fig. 10.  Bode diagrams of T(s) with the the unity-gain I controller, i.e. 1/s.    
 
where θc is the phase lead, which can be derived as [17] 
  
11.52c s
T
    (23) 
  
Fig. 11 plots the Bode diagrams of the discretized I controller 
with different methods. Similar to Fig. 7, the Tustin method has 
no additional phase lag, which leads to ωc = ωs/6. Yet, the 
forward Euler causes 0.5Ts delay, which shifts ωc to ωs/8 (2Ts 
delay), yet the backward Euler reduces 0.5Ts delay, and thus ωc 
is increased to ωs/4 (Ts delay). 
To further widen the stability region, a damping controller 
Ga(s) (see Fig. 9) is equipped with the voltage feedback loop, 
which is based on a negated first-order low-pass filter, as given 
below 
  
( ) aa
a
k
G s
s 



 (24) 
  
The closed-loop response of the voltage loop including Gv(s) 
and Ga(s) can then be derived as 
  
 
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Fig. 11.  Frequency responses of the different discretized I controllers. 
 
where the open-loop gain with Ga(s) is changed as 
  
 ( ) ( ) ( ) ( ) ( )a v a d pT s G s G s G s G s   (26) 
  
As Gv(s) can be simplified to kp/s for the stability analysis, 
Ta(s) can be equivalent as (27) showing that Ga(s) and Gv(s) 
essentially synthesize a lead-lag filter in cascade with the I 
controller. 
  
( ) ( ) ( )
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a d p
a
p a p a
d p
a
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T s G s G s
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
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
 
   
 


 (27) 
  
It is worth noting that Ga(s) can also be used with the single-
loop R control, where the R controller in (12) is approximated 
as ki/s, which, together with the damping controller Ga(s), also 
forms a lead-lag filter together.  
To see the stabilization effect of Ga(s), the phase of the lead-
lag filter can be derived as 
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
 (28) 
  
It is seen that this lead-lag filter adds an additional phase lag 
and therefore widens the stability region of the voltage loop. 
The case of ka > kp leads to a wider range of phase lag than the 
other cases, yet it also adds a right half-plane zero into the open-
loop gain, leading to the non-minimum phase response of the 
system. 
 
B. Co-Design of Active Damping and Voltage Controller 
From (24) to (27), it is noted that three controller parameters 
mainly affect the system stability: ka, ωa, and kp. A co-design 
procedure for these parameters is thus formulated below based 
on the root contours in the discrete z-domain. For discretization, 
the Tustin transformation is applied to Ga(s) and the I controller, 
which are given by 
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(29) 
  
such that no additional time delay is added by the discretized I 
controller. The discretized form of the open-loop gain with the 
damping controller Ga(z) can then be expressed as 
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The sampling frequency is fs = 10 kHz, since in this case C = 10 
μF leads to ωr  < ωs/6, which necessitates the use of Ga(s). 
The overall objective of the co-design is to shift the root loci 
to equate the natural frequencies of the conjugate pole pairs [9], 
[20].   
1) The root locus of T(z) without Ga(z) is plotted first to 
see the effect of varying kp on the closed-loop poles of 
the system. 
2) A few typical kp values are then chosen based on step 
1), and the root contours of Ta(z) with the changes of 
ka and ωa are plotted. Each root locus depicts the 
movement of closed-loop poles with the increase of ka 
for a given kp. A sweep of ωa from 0.1ωs to 0.5ωs at 
the step of 0.1ωs is performed to identify the range of 
controller parameters.  
3) Finally, the parameters are chosen by sweeping ωa at 
a smaller step and slightly tuning the kp value.    
For illustration, Fig. 12 plots the root contours for the case of 
C = 10 μF. First, the root locus for T(z) (dashed line) is plotted, 
which clearly shows that the system is unstable without Ga(z). 
This agrees with the stability region predicted in Fig. 10. Then, 
three values of kp are chosen for plotting the root contours (solid 
lines) with a sweep of ωa. Each root locus (solid line) indicates 
the movement of poles along with the increase of ka. It can be 
seen that two conjugate pole pairs will appear if the controller 
parameters are not properly chosen. Their natural frequencies 
affect the system response [9]. Moreover, simply increasing the 
cutoff frequency ωa can hardly equates the conjugate pole pairs. 
Hence, the tuning of kp is needed. By taking a closer look at Fig. 
12(c), it can be found that the possible range of ωa is 0.2ωs < ωa 
< 0.3ωs. With a sweep at a smaller step, 0.02ωs for example, the 
controller parameters for the single conjugate pole pair can be 
found, which is shown in Fig. 13.  
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Fig. 12.  Root contours for designing the proposed controller parameters with 
C = 10 μF, fs = 10 kHz. (a) kp = 500. (b) kp = 1000. (c) kp = 2000. 
 
 
 
Fig. 13.  Root contours for identifying the proposed controller parameters (kp 
= 2000, ka = 5885, ωa = 0.26ωs) with C = 10 μF, fs = 10 kHz. 
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Fig. 14.  Frequency response of the open-loop gain Ta(z) with the controller 
parameters identified in Fig. 13. 
 
 
TABLE II 
CONTROLLER PARAMETERS 
Symbol Controller Parameter Value 
ki Gain for using the R controller only 200 
kp P controller gain of PR-I controller 2000 
kic R controller gain of PR-I controller 490000 
ka Gain of damping controller Ga(s) 5885 
ωa Cut-off frequency of controller Ga(s) 0.26ωs 
 
Fig. 14 then shows the frequency response of the open-loop 
gain of the proposed control scheme, Tad(z), which is based on 
the controller parameters identified in Fig. 13. It is seen that the 
phase crossover frequency is reduced to 780 Hz, which implies 
that the control loop is kept stable, since the LC-filter resonance 
frequency is above that frequency. A positive GM (3.12 dB) at 
the phase crossover frequency can also be observed. The R 
controller gain, kic, can be identified according to (19). Table II 
summarizes the co-designed controller parameters. 
IV. SIMULATION AND EXPERIMENTAL RESULTS 
For validating theoretical analysis, time-domain simulations 
using the MATLAB/Simulink and PLECS Blockset are carried 
out, and the experiments tests for a 400-Hz three-phase, three-
wire VSI system with the 10 kHz sampling frequency are also 
performed. The main circuit and controller parameters provided 
in Table I and Table II are used in simulations and experiments. 
All voltage waveforms shown below are line-to-line voltages 
and current waveforms are phase currents. LC-filter parameters, 
C = 10 μF, L = 1.5 mH, result in ωs/8 < ωr  < ωs/6, which enables 
to see the effects of the discretization methods used with the R 
controller in the single-loop R voltage control scheme. 
A. Simulation Results 
First, the single-loop R voltage control scheme is evaluated 
at the zero load condition, which is the worst case with no 
damping provided by the load. The simulated capacitor-voltage 
waveform is shown in Fig. 15, where the discretization method 
applied to the R controller is changed, from the two-integrator-
based method to the Tustin transformation with prewarping, at 
the time instant of 0.4 s. It is clear that the system is destabilized 
after 0.4s, which confirms the stabilizing effect of the additional 
time delay (0.5Ts) with the two-integrator-based discretization 
method. In this case, the R controller gain (see Table II) is 
designed based on the frequency response of T(z) with the two-
integrator-based R, which has been shown in Fig. 8. No phase 
compensation as in the case of the R controller in (22) is needed.   
Fig. 16 then shows the simulated capacitor voltage and load 
current with the proposed control scheme. Both the I controller 
of Gv(s) and Ga(s) are discretized by the Tustin transformation, 
which implies that no additional time delay (0.5Ts) is added into 
the system. The R controller of Gv(s), which is given by (22), is 
discretized with the Tustin transformation with prewarping at 
the fundamental frequency. The controller parameters, which 
are co-designed based on Figs. 12-15, are evaluated with a step 
change of a resistive load (254 Ω). A stable operation with a 
good dynamic response is observed. The stable operation under  
 
 
 
Fig. 15.  Simulated ac capacitor (line-to-line) voltage for the single-loop R 
control scheme at the zero load condition, where the discretization method for 
the R controller is changed from the two-integrator-based scheme to the 
Tustin transform with prewarping at the time instant of 0.4 s.   
 
 
 
Fig. 16.  Simulated ac capacitor (line-to-line) voltage and load current for the 
proposed control scheme, where a step response of a resistive load (254 Ω) is 
tested at the time instant of 0.4 s. 
 
the zero load condition also confirms that the proposed control 
scheme exhibits a widened stability region even without adding 
additional time delay by the discretization of the I controller.  
Subsequently, Fig. 17 shows the simulation results for the 
proposed control scheme with a parallel R//C load. Since the 
switching current ripples flow through the load capacitance, 
only the current flowing through the resistance is provided. In 
this case, the P controller gain of Gv(z) is reduced from 2000 to 
 
 
 
Fig. 17.  Simulated ac capacitor (line-to-line) voltage and the R-load current 
for the proposed control scheme with the parallel R//C load, where the P 
controller gain is reduced from 2000 to 1500 at the time instant of 0.4 s. 
 
 
Fig. 18.  Simulated ac capacitor (line-to-line) voltage and the R-load current 
for the proposed control scheme with the series R-L load. 
 
1500 at the time instant of 0.4 s. It is clear that the presence of 
load capacitance destabilizes the control system, and a reduced 
P controller gain is needed to preserve stability. This is due to 
the fact that the load capacitance shifts the resonance frequency 
to a lower value, which tends to cause a negative GM of the 
open-loop gain. In contrast, the series R-L load is tested in Fig. 
18, where a stable response can be observed.  
Fig. 19 further shows the simulation results considering the 
LC-filter parameter variations, where the zero load condition is 
simulated. The filter capacitance is reduced to 9 µF for three 
phases, while the filter inductances of the phase-A and phase-
C are increased to 1.8 mH and of the phase-B is increased to 2.3 
mH. The stable response of the capacitor voltage demonstrates 
the effectiveness of the proposed control scheme even under the 
variations of system parameters.   
B. Experimental Results 
In the experiments, the single-loop voltage control schemes 
are implemented in the DS1007 dSPACE system, which 
integrates the DS2004 high-speed (800 ns) 16-bit A/D sampling 
board and the DS5101 digital waveform output board for the 
generation of switching pulses. The single-update mode of the 
PWM generation is adopted, which causes one switching period 
delay and half sampling period delay of the digital PWM. A 
constant-voltage (730 V) dc power supply is used to power the 
dc-link of the VSI. Due to the limited number of (four) channels 
of the oscilloscope, two line-to-line voltages (VAB and VBC) and 
two phase currents (iA and iB) are shown in the measured results. 
To verify the simulation case studies, Fig. 20 shows the 
measured ac voltage waveform with the single-loop R control 
scheme at the zero load condition. The discretization for the R 
controller is changed from the two-integrator-based method to 
the Tustin transformation with prewarping at the fundamental 
frequency. The unstable response matches with the simulation 
 
 
 
Fig. 19.  Simulated ac capacitor (line-to-line) voltage and the filter inductor 
current for the proposed control scheme under the variation of the LC-filter 
parameters. 
 
result in Fig. 15. Fig. 21 then shows the measured voltages and 
currents for the proposed control scheme with a step change of 
a resistive load (254 Ω). It agrees with the simulation study in 
Fig. 16 and further confirms the stabilizing performance of the 
control approach. 
Fig. 22 provides the measured results for the proposed 
control scheme with a paralleled R//C load. The current flows 
through the R load is shown. Similar to the simulation result 
shown in Fig. 17, the system is destabilized by the capacitive 
load, and it subsequently turns into stable operation when the P 
controller is reduced to kp = 1500.  
Fig. 23 shows the measured voltage and current waveforms 
with the series R-L load, where a stable response is observed. 
The measured results under the same variations of the LC-filter 
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Fig. 20.  Measured ac capacitor (line-to-line) voltage for the single-loop R 
control scheme at the zero load condition, where the discretization of R 
controller is changed from the two-integrator-based method to Tustin with 
prewarping method. 
 
Fig. 21.  Measured ac capacitor (line-to-line) voltage and load current for the 
proposed control scheme with a step response of a resistive load (254 Ω). 
 
 
Fig. 22.  Measured ac capacitor (line-to-line) voltage and the R-load current 
for the proposed control scheme with the parallel R//C load, where the P 
controller gain, kp is reduced from 2000 to 1500 for system stabilization. 
 
parameters as the simulation study are given in Fig. 24. A close 
correlation with the simulation results shown in Figs. 18 and 19 
can be observed in both cases. Hence, the test results verify the 
effectiveness of the proposed control approach. 
  
 
Fig. 23.  Measured ac capacitor (line-to-line) voltage and load current for the 
proposed control scheme with the series R-L load. 
 
 
Fig. 24.  Measured ac capacitor (line-to-line) voltage and the filter inductor 
current for the proposed control scheme under the variation of filter 
parameters (C = 9 µF). 
 
V. CONCLUSIONS 
This paper has discussed the stability of digital single-loop 
voltage control schemes for LC-filtered VSIs. The influences of 
the discretized R or I controllers on the system stability have 
been systematically identified with frequency-domain analysis, 
time-domain simulations, and experimental tests. It has been 
shown that the phase lag of the R or I controller can stabilize 
the control loop with a second-order LC-filter plant. A voltage 
feedback damping scheme has also been discussed with the root 
contours analysis in the discrete z-domain, and its stabilizing 
performance has been verified in simulations and experiments. 
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